OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [config/] [cr16/] [cr16.opt] - Blame information for rev 709

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 709 jeremybenn
; Options for the National Semiconductor CR16 port of the compiler.
2
; Copyright (C) 2012 Free Software Foundation, Inc.
3
; Contributed by KPIT Cummins Infosystems Limited.
4
;
5
; This file is part of GCC.
6
;
7
; GCC is free software; you can redistribute it and/or modify it
8
; under the terms of the GNU General Public License as published
9
; by the Free Software Foundation; either version 3, or (at your
10
; option) any later version.
11
;
12
; GCC is distributed in the hope that it will be useful, but WITHOUT
13
; ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
14
; or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
15
; License for more details.
16
;
17
; You should have received a copy of the GNU General Public License
18
; along with GCC; see the file COPYING3.  If not see
19
; .
20
 
21
msim
22
Target
23
-msim   Use simulator runtime
24
 
25
mbit-ops
26
Target Report Mask(BIT_OPS)
27
Generate SBIT, CBIT instructions
28
 
29
mmac
30
Target Report Mask(MAC)
31
Support multiply accumulate instructions
32
 
33
mdebug-addr
34
Target RejectNegative Var(TARGET_DEBUG_ADDR) Undocumented
35
 
36
mdata-model=
37
Target RejectNegative JoinedOrMissing Var(cr16_data_model)
38
Treat data references as near, far or medium. medium is default
39
 
40
mcr16c
41
Target RejectNegative Mask(CR16C)
42
Generate code for CR16C architecture
43
 
44
mcr16cplus
45
Target RejectNegative InverseMask(CR16C,CR16CP)
46
Generate code for CR16C+ architecture (Default)
47
 
48
mint32
49
Target RejectNegative Mask(INT32)
50
Treat integers as 32-bit.
51
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.