| 1 |
709 |
jeremybenn |
; Copyright (C) 2005, 2006, 2008, 2009, 2010, 2011
|
| 2 |
|
|
; Free Software Foundation, Inc.
|
| 3 |
|
|
;
|
| 4 |
|
|
; This file is part of GCC.
|
| 5 |
|
|
;
|
| 6 |
|
|
; GCC is free software; you can redistribute it and/or modify it under
|
| 7 |
|
|
; the terms of the GNU General Public License as published by the Free
|
| 8 |
|
|
; Software Foundation; either version 3, or (at your option) any later
|
| 9 |
|
|
; version.
|
| 10 |
|
|
;
|
| 11 |
|
|
; GCC is distributed in the hope that it will be useful, but WITHOUT ANY
|
| 12 |
|
|
; WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
| 13 |
|
|
; FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
| 14 |
|
|
; for more details.
|
| 15 |
|
|
;
|
| 16 |
|
|
; You should have received a copy of the GNU General Public License
|
| 17 |
|
|
; along with GCC; see the file COPYING3. If not see
|
| 18 |
|
|
; .
|
| 19 |
|
|
|
| 20 |
|
|
HeaderInclude
|
| 21 |
|
|
config/ia64/ia64-opts.h
|
| 22 |
|
|
|
| 23 |
|
|
; Which cpu are we scheduling for.
|
| 24 |
|
|
Variable
|
| 25 |
|
|
enum processor_type ia64_tune = PROCESSOR_ITANIUM2
|
| 26 |
|
|
|
| 27 |
|
|
mbig-endian
|
| 28 |
|
|
Target Report RejectNegative Mask(BIG_ENDIAN)
|
| 29 |
|
|
Generate big endian code
|
| 30 |
|
|
|
| 31 |
|
|
mlittle-endian
|
| 32 |
|
|
Target Report RejectNegative InverseMask(BIG_ENDIAN)
|
| 33 |
|
|
Generate little endian code
|
| 34 |
|
|
|
| 35 |
|
|
mgnu-as
|
| 36 |
|
|
Target Report Mask(GNU_AS)
|
| 37 |
|
|
Generate code for GNU as
|
| 38 |
|
|
|
| 39 |
|
|
mgnu-ld
|
| 40 |
|
|
Target Report Mask(GNU_LD)
|
| 41 |
|
|
Generate code for GNU ld
|
| 42 |
|
|
|
| 43 |
|
|
mvolatile-asm-stop
|
| 44 |
|
|
Target Report Mask(VOL_ASM_STOP)
|
| 45 |
|
|
Emit stop bits before and after volatile extended asms
|
| 46 |
|
|
|
| 47 |
|
|
mregister-names
|
| 48 |
|
|
Target Mask(REG_NAMES)
|
| 49 |
|
|
Use in/loc/out register names
|
| 50 |
|
|
|
| 51 |
|
|
mno-sdata
|
| 52 |
|
|
Target Report RejectNegative Mask(NO_SDATA)
|
| 53 |
|
|
|
| 54 |
|
|
msdata
|
| 55 |
|
|
Target Report RejectNegative InverseMask(NO_SDATA)
|
| 56 |
|
|
Enable use of sdata/scommon/sbss
|
| 57 |
|
|
|
| 58 |
|
|
mno-pic
|
| 59 |
|
|
Target Report RejectNegative Mask(NO_PIC)
|
| 60 |
|
|
Generate code without GP reg
|
| 61 |
|
|
|
| 62 |
|
|
mconstant-gp
|
| 63 |
|
|
Target Report RejectNegative Mask(CONST_GP)
|
| 64 |
|
|
gp is constant (but save/restore gp on indirect calls)
|
| 65 |
|
|
|
| 66 |
|
|
mauto-pic
|
| 67 |
|
|
Target Report RejectNegative Mask(AUTO_PIC)
|
| 68 |
|
|
Generate self-relocatable code
|
| 69 |
|
|
|
| 70 |
|
|
minline-float-divide-min-latency
|
| 71 |
|
|
Target Report RejectNegative Var(TARGET_INLINE_FLOAT_DIV, 1)
|
| 72 |
|
|
Generate inline floating point division, optimize for latency
|
| 73 |
|
|
|
| 74 |
|
|
minline-float-divide-max-throughput
|
| 75 |
|
|
Target Report RejectNegative Var(TARGET_INLINE_FLOAT_DIV, 2) Init(2)
|
| 76 |
|
|
Generate inline floating point division, optimize for throughput
|
| 77 |
|
|
|
| 78 |
|
|
mno-inline-float-divide
|
| 79 |
|
|
Target Report RejectNegative Var(TARGET_INLINE_FLOAT_DIV, 0)
|
| 80 |
|
|
|
| 81 |
|
|
minline-int-divide-min-latency
|
| 82 |
|
|
Target Report RejectNegative Var(TARGET_INLINE_INT_DIV, 1)
|
| 83 |
|
|
Generate inline integer division, optimize for latency
|
| 84 |
|
|
|
| 85 |
|
|
minline-int-divide-max-throughput
|
| 86 |
|
|
Target Report RejectNegative Var(TARGET_INLINE_INT_DIV, 2)
|
| 87 |
|
|
Generate inline integer division, optimize for throughput
|
| 88 |
|
|
|
| 89 |
|
|
mno-inline-int-divide
|
| 90 |
|
|
Target Report RejectNegative Var(TARGET_INLINE_INT_DIV, 0)
|
| 91 |
|
|
Do not inline integer division
|
| 92 |
|
|
|
| 93 |
|
|
minline-sqrt-min-latency
|
| 94 |
|
|
Target Report RejectNegative Var(TARGET_INLINE_SQRT, 1)
|
| 95 |
|
|
Generate inline square root, optimize for latency
|
| 96 |
|
|
|
| 97 |
|
|
minline-sqrt-max-throughput
|
| 98 |
|
|
Target Report RejectNegative Var(TARGET_INLINE_SQRT, 2)
|
| 99 |
|
|
Generate inline square root, optimize for throughput
|
| 100 |
|
|
|
| 101 |
|
|
mno-inline-sqrt
|
| 102 |
|
|
Target Report RejectNegative Var(TARGET_INLINE_SQRT, 0)
|
| 103 |
|
|
Do not inline square root
|
| 104 |
|
|
|
| 105 |
|
|
mdwarf2-asm
|
| 106 |
|
|
Target Report Mask(DWARF2_ASM)
|
| 107 |
|
|
Enable Dwarf 2 line debug info via GNU as
|
| 108 |
|
|
|
| 109 |
|
|
mearly-stop-bits
|
| 110 |
|
|
Target Report Mask(EARLY_STOP_BITS)
|
| 111 |
|
|
Enable earlier placing stop bits for better scheduling
|
| 112 |
|
|
|
| 113 |
|
|
mfixed-range=
|
| 114 |
|
|
Target RejectNegative Joined Var(ia64_deferred_options) Defer
|
| 115 |
|
|
Specify range of registers to make fixed
|
| 116 |
|
|
|
| 117 |
|
|
mtls-size=
|
| 118 |
|
|
Target RejectNegative Joined UInteger Var(ia64_tls_size) Init(22)
|
| 119 |
|
|
Specify bit size of immediate TLS offsets
|
| 120 |
|
|
|
| 121 |
|
|
mtune=
|
| 122 |
|
|
Target RejectNegative Joined Enum(ia64_tune) Var(ia64_tune)
|
| 123 |
|
|
Schedule code for given CPU
|
| 124 |
|
|
|
| 125 |
|
|
Enum
|
| 126 |
|
|
Name(ia64_tune) Type(enum processor_type)
|
| 127 |
|
|
Known Itanium CPUs (for use with the -mtune= option):
|
| 128 |
|
|
|
| 129 |
|
|
EnumValue
|
| 130 |
|
|
Enum(ia64_tune) String(itanium2) Value(PROCESSOR_ITANIUM2)
|
| 131 |
|
|
|
| 132 |
|
|
EnumValue
|
| 133 |
|
|
Enum(ia64_tune) String(mckinley) Value(PROCESSOR_ITANIUM2)
|
| 134 |
|
|
|
| 135 |
|
|
msched-br-data-spec
|
| 136 |
|
|
Target Report Var(mflag_sched_br_data_spec) Init(0)
|
| 137 |
|
|
Use data speculation before reload
|
| 138 |
|
|
|
| 139 |
|
|
msched-ar-data-spec
|
| 140 |
|
|
Target Report Var(mflag_sched_ar_data_spec) Init(1)
|
| 141 |
|
|
Use data speculation after reload
|
| 142 |
|
|
|
| 143 |
|
|
msched-control-spec
|
| 144 |
|
|
Target Report Var(mflag_sched_control_spec) Init(2)
|
| 145 |
|
|
Use control speculation
|
| 146 |
|
|
|
| 147 |
|
|
msched-br-in-data-spec
|
| 148 |
|
|
Target Report Var(mflag_sched_br_in_data_spec) Init(1)
|
| 149 |
|
|
Use in block data speculation before reload
|
| 150 |
|
|
|
| 151 |
|
|
msched-ar-in-data-spec
|
| 152 |
|
|
Target Report Var(mflag_sched_ar_in_data_spec) Init(1)
|
| 153 |
|
|
Use in block data speculation after reload
|
| 154 |
|
|
|
| 155 |
|
|
msched-in-control-spec
|
| 156 |
|
|
Target Report Var(mflag_sched_in_control_spec) Init(1)
|
| 157 |
|
|
Use in block control speculation
|
| 158 |
|
|
|
| 159 |
|
|
msched-spec-ldc
|
| 160 |
|
|
Target Report Var(mflag_sched_spec_ldc) Init(1)
|
| 161 |
|
|
Use simple data speculation check
|
| 162 |
|
|
|
| 163 |
|
|
msched-spec-control-ldc
|
| 164 |
|
|
Target Report Var(mflag_sched_spec_control_ldc) Init(0)
|
| 165 |
|
|
Use simple data speculation check for control speculation
|
| 166 |
|
|
|
| 167 |
|
|
msched-prefer-non-data-spec-insns
|
| 168 |
|
|
Target Report Var(mflag_sched_prefer_non_data_spec_insns) Init(0)
|
| 169 |
|
|
If set, data speculative instructions will be chosen for schedule only if there are no other choices at the moment
|
| 170 |
|
|
|
| 171 |
|
|
msched-prefer-non-control-spec-insns
|
| 172 |
|
|
Target Report Var(mflag_sched_prefer_non_control_spec_insns) Init(0)
|
| 173 |
|
|
If set, control speculative instructions will be chosen for schedule only if there are no other choices at the moment
|
| 174 |
|
|
|
| 175 |
|
|
msched-count-spec-in-critical-path
|
| 176 |
|
|
Target Report Var(mflag_sched_count_spec_in_critical_path) Init(0)
|
| 177 |
|
|
Count speculative dependencies while calculating priority of instructions
|
| 178 |
|
|
|
| 179 |
|
|
msched-stop-bits-after-every-cycle
|
| 180 |
|
|
Target Report Var(mflag_sched_stop_bits_after_every_cycle) Init(1)
|
| 181 |
|
|
Place a stop bit after every cycle when scheduling
|
| 182 |
|
|
|
| 183 |
|
|
msched-fp-mem-deps-zero-cost
|
| 184 |
|
|
Target Report Var(mflag_sched_fp_mem_deps_zero_cost) Init(0)
|
| 185 |
|
|
Assume that floating-point stores and loads are not likely to cause conflict when placed into one instruction group
|
| 186 |
|
|
|
| 187 |
|
|
msched-max-memory-insns=
|
| 188 |
|
|
Target RejectNegative Joined UInteger Var(ia64_max_memory_insns) Init(1)
|
| 189 |
|
|
Soft limit on number of memory insns per instruction group, giving lower priority to subsequent memory insns attempting to schedule in the same insn group. Frequently useful to prevent cache bank conflicts. Default value is 1
|
| 190 |
|
|
|
| 191 |
|
|
msched-max-memory-insns-hard-limit
|
| 192 |
|
|
Target Report Var(mflag_sched_mem_insns_hard_limit) Init(0)
|
| 193 |
|
|
Disallow more than 'msched-max-memory-insns' in instruction group. Otherwise, limit is 'soft' (prefer non-memory operations when limit is reached)
|
| 194 |
|
|
|
| 195 |
|
|
msel-sched-dont-check-control-spec
|
| 196 |
|
|
Target Report Var(mflag_sel_sched_dont_check_control_spec) Init(0)
|
| 197 |
|
|
Don't generate checks for control speculation in selective scheduling
|
| 198 |
|
|
|
| 199 |
|
|
; This comment is to ensure we retain the blank line above.
|
