OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [config/] [m32c/] [m32c-protos.h] - Blame information for rev 709

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 709 jeremybenn
/* Target Prototypes for R8C/M16C/M32C
2
   Copyright (C) 2005, 2007, 2008, 2010, 2011
3
   Free Software Foundation, Inc.
4
   Contributed by Red Hat.
5
 
6
   This file is part of GCC.
7
 
8
   GCC is free software; you can redistribute it and/or modify it
9
   under the terms of the GNU General Public License as published
10
   by the Free Software Foundation; either version 3, or (at your
11
   option) any later version.
12
 
13
   GCC is distributed in the hope that it will be useful, but WITHOUT
14
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
15
   or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
16
   License for more details.
17
 
18
   You should have received a copy of the GNU General Public License
19
   along with GCC; see the file COPYING3.  If not see
20
   <http://www.gnu.org/licenses/>.  */
21
 
22
void m32c_conditional_register_usage (void);
23
int  m32c_const_ok_for_constraint_p (HOST_WIDE_INT, char, const char *);
24
unsigned int m32c_dwarf_frame_regnum (int);
25
int  m32c_eh_return_data_regno (int);
26
void m32c_emit_epilogue (void);
27
void m32c_emit_prologue (void);
28
int  m32c_epilogue_uses (int);
29
int  m32c_extra_address_constraint (char, const char *);
30
int  m32c_extra_memory_constraint (char, const char *);
31
int  m32c_function_arg_regno_p (int);
32
void m32c_init_expanders (void);
33
int  m32c_initial_elimination_offset (int, int);
34
void m32c_output_reg_pop (FILE *, int);
35
void m32c_output_reg_push (FILE *, int);
36
unsigned int  m32c_push_rounding (int);
37
int  m32c_reg_class_from_constraint (char, const char *);
38
void m32c_register_pragmas (void);
39
void m32c_note_pragma_address (const char *, unsigned);
40
int  m32c_regno_ok_for_base_p (int);
41
int  m32c_trampoline_alignment (void);
42
int  m32c_trampoline_size (void);
43
 
44
#ifdef RTX_CODE
45
 
46
int  m32c_cannot_change_mode_class (enum machine_mode, enum machine_mode, int);
47
rtx  m32c_eh_return_stackadj_rtx (void);
48
void m32c_emit_eh_epilogue (rtx);
49
int  m32c_expand_cmpstr (rtx *);
50
int  m32c_expand_insv (rtx *);
51
int  m32c_expand_movcc (rtx *);
52
int  m32c_expand_movmemhi (rtx *);
53
int  m32c_expand_movstr (rtx *);
54
void m32c_expand_neg_mulpsi3 (rtx *);
55
int  m32c_expand_setmemhi (rtx *);
56
int  m32c_extra_constraint_p (rtx, char, const char *);
57
int  m32c_extra_constraint_p2 (rtx, char, const char *);
58
int  m32c_hard_regno_nregs (int, enum machine_mode);
59
int  m32c_hard_regno_ok (int, enum machine_mode);
60
bool m32c_illegal_subreg_p (rtx);
61
bool m32c_immd_dbl_mov (rtx *, enum machine_mode);
62
rtx  m32c_incoming_return_addr_rtx (void);
63
int  m32c_legitimize_reload_address (rtx *, enum machine_mode, int, int, int);
64
int  m32c_limit_reload_class (enum machine_mode, int);
65
int  m32c_modes_tieable_p (enum machine_mode, enum machine_mode);
66
bool m32c_mov_ok (rtx *, enum machine_mode);
67
char * m32c_output_compare (rtx, rtx *);
68
int  m32c_prepare_move (rtx *, enum machine_mode);
69
int  m32c_prepare_shift (rtx *, int, int);
70
int  m32c_reg_ok_for_base_p (rtx, int);
71
enum reg_class m32c_regno_reg_class (int);
72
rtx  m32c_return_addr_rtx (int);
73
const char *m32c_scc_pattern (rtx *, RTX_CODE);
74
int  m32c_secondary_reload_class (int, enum machine_mode, rtx);
75
int  m32c_split_move (rtx *, enum machine_mode, int);
76
int  m32c_split_psi_p (rtx *);
77
int current_function_special_page_vector (rtx);
78
 
79
#endif
80
 
81
#ifdef TREE_CODE
82
 
83
tree m32c_gimplify_va_arg_expr (tree, tree, gimple_seq *, gimple_seq *);
84
void m32c_init_cumulative_args (CUMULATIVE_ARGS *, tree, rtx, tree, int);
85
bool m32c_promote_function_return (const_tree);
86
int  m32c_special_page_vector_p (tree);
87
void m32c_output_aligned_common (FILE *, tree, const char *,
88
                                 int, int, int);
89
 
90
#endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.