OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [config/] [mips/] [mips-opts.h] - Blame information for rev 709

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 709 jeremybenn
/* Definitions for option handling for MIPS.
2
   Copyright (C) 1989, 1990, 1991, 1992, 1993, 1994, 1995, 1996, 1997, 1998
3
   1999, 2000, 2001, 2002, 2003, 2004, 2005, 2007, 2008, 2009, 2010, 2011
4
   Free Software Foundation, Inc.
5
 
6
This file is part of GCC.
7
 
8
GCC is free software; you can redistribute it and/or modify
9
it under the terms of the GNU General Public License as published by
10
the Free Software Foundation; either version 3, or (at your option)
11
any later version.
12
 
13
GCC is distributed in the hope that it will be useful,
14
but WITHOUT ANY WARRANTY; without even the implied warranty of
15
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
16
GNU General Public License for more details.
17
 
18
You should have received a copy of the GNU General Public License
19
along with GCC; see the file COPYING3.  If not see
20
<http://www.gnu.org/licenses/>.  */
21
 
22
#ifndef MIPS_OPTS_H
23
#define MIPS_OPTS_H
24
 
25
/* Enumerates the setting of the -mcode-readable option.  */
26
enum mips_code_readable_setting {
27
  CODE_READABLE_NO,
28
  CODE_READABLE_PCREL,
29
  CODE_READABLE_YES
30
};
31
 
32
/* Enumerates the setting of the -mr10k-cache-barrier option.  */
33
enum mips_r10k_cache_barrier_setting {
34
  R10K_CACHE_BARRIER_NONE,
35
  R10K_CACHE_BARRIER_STORE,
36
  R10K_CACHE_BARRIER_LOAD_STORE
37
};
38
 
39
/* No enumeration is defined to index the -march= values (entries in
40
   mips_cpu_info_table), with the type int being used instead, but we
41
   need to distinguish the special "from-abi" and "native" values.  */
42
#define MIPS_ARCH_OPTION_FROM_ABI -1
43
#define MIPS_ARCH_OPTION_NATIVE -2
44
 
45
#endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.