OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [config/] [mips/] [vxworks.h] - Blame information for rev 747

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 709 jeremybenn
/* Copyright (C) 1999, 2003, 2004, 2007, 2008, 2010, 2011
2
   Free Software Foundation, Inc.
3
 
4
This file is part of GCC.
5
 
6
GCC is free software; you can redistribute it and/or modify
7
it under the terms of the GNU General Public License as published by
8
the Free Software Foundation; either version 3, or (at your option)
9
any later version.
10
 
11
GCC is distributed in the hope that it will be useful,
12
but WITHOUT ANY WARRANTY; without even the implied warranty of
13
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
14
GNU General Public License for more details.
15
 
16
You should have received a copy of the GNU General Public License
17
along with GCC; see the file COPYING3.  If not see
18
<http://www.gnu.org/licenses/>.  */
19
 
20
#undef  ASM_SPEC
21
#define ASM_SPEC "\
22
%{!G:-G 0} %{G*} %(endian_spec) %{mips1} %{mips2} %{mips3} %{mips4} \
23
%{mips32} %{mips32r2} %{mips64} \
24
%{mips16:%{!mno-mips16:-mips16}} %{mno-mips16:-no-mips16} \
25
%(subtarget_asm_optimizing_spec) \
26
%(subtarget_asm_debugging_spec) \
27
%{mabi=*} %{!mabi*: %(asm_abi_default_spec)} \
28
%{mgp32} %{mgp64} %{march=*} %{mxgot:-xgot} \
29
%{mtune=*} \
30
%(subtarget_asm_spec)"
31
 
32
#undef LINK_SPEC
33
#define LINK_SPEC "\
34
%(endian_spec) \
35
%{!G:-G 0} %{G*} %{mips1} %{mips2} %{mips3} %{mips4} %{mips32} %{mips64} " \
36
VXWORKS_LINK_SPEC
37
 
38
#undef  LIB_SPEC
39
#define LIB_SPEC VXWORKS_LIB_SPEC
40
#undef  STARTFILE_SPEC
41
#define STARTFILE_SPEC VXWORKS_STARTFILE_SPEC
42
#undef  ENDFILE_SPEC
43
#define ENDFILE_SPEC VXWORKS_ENDFILE_SPEC
44
 
45
#define TARGET_OS_CPP_BUILTINS()                        \
46
  do                                                    \
47
    {                                                   \
48
      if (TARGET_64BIT)                                 \
49
        builtin_define ("CPU=MIPS64");                  \
50
      else                                              \
51
        builtin_define ("CPU=MIPS32");                  \
52
      if (TARGET_BIG_ENDIAN)                            \
53
        builtin_define ("MIPSEB");                      \
54
      else                                              \
55
        builtin_define ("MIPSEL");                      \
56
      if (TARGET_SOFT_FLOAT)                            \
57
        builtin_define ("SOFT_FLOAT");                  \
58
      VXWORKS_OS_CPP_BUILTINS ();                       \
59
    }                                                   \
60
  while (0)
61
 
62
#undef SUBTARGET_CPP_SPEC
63
#define SUBTARGET_CPP_SPEC VXWORKS_ADDITIONAL_CPP_SPEC
64
 
65
/* No sdata.  */
66
#undef MIPS_DEFAULT_GVALUE
67
#define MIPS_DEFAULT_GVALUE 0
68
 
69
/* No _mcount profiling on VxWorks.  */
70
#undef FUNCTION_PROFILER
71
#define FUNCTION_PROFILER VXWORKS_FUNCTION_PROFILER
72
 
73
#undef SUBTARGET_ASM_SPEC
74
#define SUBTARGET_ASM_SPEC "%{mrtp:%{fPIC|fpic:-mvxworks-pic}}"
75
 
76
#undef SUBTARGET_OVERRIDE_OPTIONS
77
#define SUBTARGET_OVERRIDE_OPTIONS VXWORKS_OVERRIDE_OPTIONS
78
 
79
#undef DBX_REGISTER_NUMBER

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.