URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [config/] [mn10300/] [mn10300.opt] - Blame information for rev 801

Go to most recent revision | Details | Compare with Previous | View Log


; Options for the Matsushita MN10300 port of the compiler.
 
; Copyright (C) 2005, 2007, 2010, 2011 Free Software Foundation, Inc.
;
; This file is part of GCC.
;
; GCC is free software; you can redistribute it and/or modify it under
; the terms of the GNU General Public License as published by the Free
; Software Foundation; either version 3, or (at your option) any later
; version.
;
; GCC is distributed in the hope that it will be useful, but WITHOUT ANY
; WARRANTY; without even the implied warranty of MERCHANTABILITY or
; FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
; for more details.
;
; You should have received a copy of the GNU General Public License
; along with GCC; see the file COPYING3.  If not see
; .
 
HeaderInclude
config/mn10300/mn10300-opts.h
 
; The selected processor.
Variable
enum processor_type mn10300_processor = PROCESSOR_DEFAULT
 
mam33
Target
Target the AM33 processor
 
mam33-2
Target
Target the AM33/2.0 processor
 
mam34
Target Report
Target the AM34 processor
 
mtune=
Target RejectNegative Joined Var(mn10300_tune_string)
Tune code for the given processor
 
mmult-bug
Target Report Mask(MULT_BUG)
Work around hardware multiply bug
 
; Ignored by the compiler
mno-crt0
Target RejectNegative
 
; Ignored by the compiler
mrelax
Target RejectNegative
Enable linker relaxations
 
mreturn-pointer-on-d0
Target Report Mask(PTR_A0D0)
Return pointers in both a0 and d0
 
mliw
Target Report Mask(ALLOW_LIW)
Allow gcc to generate LIW instructions
 
msetlb
Target Report Mask(ALLOW_SETLB)
Allow gcc to generate the SETLB and Lcc instructions

Line No.	Rev	Author	Line
1	709	jeremybenn	`; Options for the Matsushita MN10300 port of the compiler.`
2
3			`; Copyright (C) 2005, 2007, 2010, 2011 Free Software Foundation, Inc.`
4			`;`
5			`; This file is part of GCC.`
6			`;`
7			`; GCC is free software; you can redistribute it and/or modify it under`
8			`; the terms of the GNU General Public License as published by the Free`
9			`; Software Foundation; either version 3, or (at your option) any later`
10			`; version.`
11			`;`
12			`; GCC is distributed in the hope that it will be useful, but WITHOUT ANY`
13			`; WARRANTY; without even the implied warranty of MERCHANTABILITY or`
14			`; FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License`
15			`; for more details.`
16			`;`
17			`; You should have received a copy of the GNU General Public License`
18			`; along with GCC; see the file COPYING3. If not see`
19			`; .`
20
21			`HeaderInclude`
22			`config/mn10300/mn10300-opts.h`
23
24			`; The selected processor.`
25			`Variable`
26			`enum processor_type mn10300_processor = PROCESSOR_DEFAULT`
27
28			`mam33`
29			`Target`
30			`Target the AM33 processor`
31
32			`mam33-2`
33			`Target`
34			`Target the AM33/2.0 processor`
35
36			`mam34`
37			`Target Report`
38			`Target the AM34 processor`
39
40			`mtune=`
41			`Target RejectNegative Joined Var(mn10300_tune_string)`
42			`Tune code for the given processor`
43
44			`mmult-bug`
45			`Target Report Mask(MULT_BUG)`
46			`Work around hardware multiply bug`
47
48			`; Ignored by the compiler`
49			`mno-crt0`
50			`Target RejectNegative`
51
52			`; Ignored by the compiler`
53			`mrelax`
54			`Target RejectNegative`
55			`Enable linker relaxations`
56
57			`mreturn-pointer-on-d0`
58			`Target Report Mask(PTR_A0D0)`
59			`Return pointers in both a0 and d0`
60
61			`mliw`
62			`Target Report Mask(ALLOW_LIW)`
63			`Allow gcc to generate LIW instructions`
64
65			`msetlb`
66			`Target Report Mask(ALLOW_SETLB)`
67			`Allow gcc to generate the SETLB and Lcc instructions`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [config/] [mn10300/] [mn10300.opt] - Blame information for rev 801