OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [config/] [pa/] [pa.opt] - Blame information for rev 801

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 709 jeremybenn
; Options for the HP PA-RISC port of the compiler.
2
 
3
; Copyright (C) 2005, 2007, 2011 Free Software Foundation, Inc.
4
;
5
; This file is part of GCC.
6
;
7
; GCC is free software; you can redistribute it and/or modify it under
8
; the terms of the GNU General Public License as published by the Free
9
; Software Foundation; either version 3, or (at your option) any later
10
; version.
11
;
12
; GCC is distributed in the hope that it will be useful, but WITHOUT ANY
13
; WARRANTY; without even the implied warranty of MERCHANTABILITY or
14
; FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
15
; for more details.
16
;
17
; You should have received a copy of the GNU General Public License
18
; along with GCC; see the file COPYING3.  If not see
19
; .
20
 
21
HeaderInclude
22
config/pa/pa-opts.h
23
 
24
; Which cpu we are scheduling for.
25
Variable
26
enum processor_type pa_cpu = TARGET_SCHED_DEFAULT
27
 
28
march=1.0
29
Target RejectNegative
30
Generate PA1.0 code
31
 
32
march=1.1
33
Target RejectNegative
34
Generate PA1.1 code
35
 
36
march=2.0
37
Target RejectNegative
38
Generate PA2.0 code (requires binutils 2.10 or later)
39
 
40
mbig-switch
41
Target Report Mask(BIG_SWITCH)
42
Generate code for huge switch statements
43
 
44
mdisable-fpregs
45
Target Report Mask(DISABLE_FPREGS)
46
Disable FP regs
47
 
48
mdisable-indexing
49
Target Report Mask(DISABLE_INDEXING)
50
Disable indexed addressing
51
 
52
mfast-indirect-calls
53
Target Report Mask(FAST_INDIRECT_CALLS)
54
Generate fast indirect calls
55
 
56
mfixed-range=
57
Target RejectNegative Joined Var(pa_deferred_options) Defer
58
Specify range of registers to make fixed
59
 
60
mgas
61
Target Report Mask(GAS)
62
Assume code will be assembled by GAS
63
 
64
mjump-in-delay
65
Target Report Mask(JUMP_IN_DELAY)
66
Put jumps in call delay slots
67
 
68
;; Not used by gcc
69
mlinker-opt
70
Target RejectNegative
71
Enable linker optimizations
72
 
73
mlong-calls
74
Target Report Mask(LONG_CALLS)
75
Always generate long calls
76
 
77
mlong-load-store
78
Target Report Mask(LONG_LOAD_STORE)
79
Emit long load/store sequences
80
 
81
mnosnake
82
Target RejectNegative
83
Generate PA1.0 code
84
 
85
mno-space-regs
86
Target RejectNegative Report Mask(NO_SPACE_REGS)
87
Disable space regs
88
 
89
mpa-risc-1-0
90
Target RejectNegative
91
Generate PA1.0 code
92
 
93
mpa-risc-1-1
94
Target RejectNegative Mask(PA_11)
95
Generate PA1.1 code
96
 
97
mpa-risc-2-0
98
Target RejectNegative Mask(PA_20)
99
Generate PA2.0 code (requires binutils 2.10 or later)
100
 
101
mportable-runtime
102
Target Report Mask(PORTABLE_RUNTIME)
103
Use portable calling conventions
104
 
105
mschedule=
106
Target RejectNegative Joined Enum(pa_schedule) Var(pa_cpu)
107
Specify CPU for scheduling purposes.  Valid arguments are 700, 7100, 7100LC, 7200, 7300, and 8000
108
 
109
Enum
110
Name(pa_schedule) Type(enum processor_type)
111
 
112
EnumValue
113
Enum(pa_schedule) String(8000) Value(PROCESSOR_8000)
114
 
115
EnumValue
116
Enum(pa_schedule) String(7100) Value(PROCESSOR_7100)
117
 
118
EnumValue
119
Enum(pa_schedule) String(700) Value(PROCESSOR_700)
120
 
121
EnumValue
122
Enum(pa_schedule) String(7100LC) Value(PROCESSOR_7100LC)
123
 
124
EnumValue
125
Enum(pa_schedule) String(7200) Value(PROCESSOR_7200)
126
 
127
EnumValue
128
Enum(pa_schedule) String(7300) Value(PROCESSOR_7300)
129
 
130
msoft-float
131
Target Report Mask(SOFT_FLOAT)
132
Use software floating point
133
 
134
msnake
135
Target RejectNegative
136
Generate PA1.1 code
137
 
138
mspace-regs
139
Target RejectNegative Report InverseMask(NO_SPACE_REGS)
140
Do not disable space regs
141
 
142
Mask(SIO)
143
;; Generate cpp defines for server I/O.
144
 
145
Mask(GNU_LD)
146
;; Assume GNU linker by default

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.