OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [config/] [rl78/] [predicates.md] - Blame information for rev 746

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 709 jeremybenn
;;  Machine Description for Renesas RL78 processors
2
;;  Copyright (C) 2011 Free Software Foundation, Inc.
3
;;  Contributed by Red Hat.
4
 
5
;; This file is part of GCC.
6
 
7
;; GCC is free software; you can redistribute it and/or modify
8
;; it under the terms of the GNU General Public License as published by
9
;; the Free Software Foundation; either version 3, or (at your option)
10
;; any later version.
11
 
12
;; GCC is distributed in the hope that it will be useful,
13
;; but WITHOUT ANY WARRANTY; without even the implied warranty of
14
;; MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
15
;; GNU General Public License for more details.
16
 
17
;; You should have received a copy of the GNU General Public License
18
;; along with GCC; see the file COPYING3.  If not see
19
;; .
20
 
21
(define_predicate "rl78_any_operand"
22
  (ior (match_operand 0 "general_operand")
23
       (match_code "mem,const_int,const_double,reg"))
24
)
25
 
26
(define_predicate "rl78_nonfar_operand"
27
  (and (match_operand 0 "general_operand")
28
       (not (match_test "rl78_far_p (op)")))
29
)
30
 
31
(define_predicate "rl78_nonfar_nonimm_operand"
32
  (and (match_operand 0 "nonimmediate_operand")
33
       (not (match_test "rl78_far_p (op)")))
34
)
35
 
36
(define_predicate "ubyte_operand"
37
  (and (match_code "const_int")
38
       (match_test "IN_RANGE (INTVAL (op), 0, 255)")))
39
 
40
(define_predicate "rl78_24_operand"
41
  (and (match_code "const_int")
42
       (match_test "INTVAL (op) == 2 || INTVAL (op) == 4")))
43
 
44
(define_predicate "uword_operand"
45
  (ior (match_code "const")
46
       (and (match_code "const_int")
47
            (match_test "IN_RANGE (INTVAL (op), 0, 65536)"))))
48
 
49
(define_predicate "rl78_cmp_operator_real"
50
  (match_code "eq,ne,gtu,ltu,geu,leu"))
51
(define_predicate "rl78_cmp_operator"
52
  (match_code "eq,ne,gtu,ltu,geu,leu,gt,lt,ge,le"))
53
 
54
(define_predicate "rl78_ax_operand"
55
  (and (match_code "reg")
56
       (match_test "REGNO (op) == AX_REG || REGNO (op) >= FIRST_PSEUDO_REGISTER")))
57
 
58
(define_predicate "rl78_addw_operand"
59
  (and (match_code "reg")
60
       (match_test "REGNO (op) == AX_REG || REGNO (op) == SP_REG || REGNO (op) >= FIRST_PSEUDO_REGISTER")))

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.