OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [config/] [rs6000/] [aix43.h] - Blame information for rev 717

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 709 jeremybenn
/* Definitions of target machine for GNU compiler,
2
   for IBM RS/6000 POWER running AIX version 4.3.
3
   Copyright (C) 1998, 1999, 2000, 2001, 2003, 2004, 2005, 2006,
4
   2007, 2009, 2010, 2011 Free Software Foundation, Inc.
5
   Contributed by David Edelsohn (edelsohn@gnu.org).
6
 
7
   This file is part of GCC.
8
 
9
   GCC is free software; you can redistribute it and/or modify it
10
   under the terms of the GNU General Public License as published
11
   by the Free Software Foundation; either version 3, or (at your
12
   option) any later version.
13
 
14
   GCC is distributed in the hope that it will be useful, but WITHOUT
15
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
16
   or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
17
   License for more details.
18
 
19
   You should have received a copy of the GNU General Public License
20
   along with GCC; see the file COPYING3.  If not see
21
   <http://www.gnu.org/licenses/>.  */
22
 
23
/* The macro SUBTARGET_OVERRIDE_OPTIONS is provided for subtargets, to
24
   get control in TARGET_OPTION_OVERRIDE.  */
25
 
26
#define NON_POWERPC_MASKS (MASK_POWER | MASK_POWER2)
27
#define SUBTARGET_OVERRIDE_OPTIONS                                      \
28
do {                                                                    \
29
  if (TARGET_64BIT && (target_flags & NON_POWERPC_MASKS))               \
30
    {                                                                   \
31
      target_flags &= ~NON_POWERPC_MASKS;                               \
32
      warning (0, "-maix64 and POWER architecture are incompatible");    \
33
    }                                                                   \
34
  if (TARGET_64BIT && ! TARGET_POWERPC64)                               \
35
    {                                                                   \
36
      target_flags |= MASK_POWERPC64;                                   \
37
      warning (0, "-maix64 requires PowerPC64 architecture remain enabled"); \
38
    }                                                                   \
39
  if (TARGET_SOFT_FLOAT && TARGET_LONG_DOUBLE_128)                      \
40
    {                                                                   \
41
      rs6000_long_double_type_size = 64;                                \
42
      if (global_options_set.x_rs6000_long_double_type_size)            \
43
        warning (0, "soft-float and long-double-128 are incompatible");  \
44
    }                                                                   \
45
  if (TARGET_POWERPC64 && ! TARGET_64BIT)                               \
46
    {                                                                   \
47
      error ("-maix64 required: 64-bit computation with 32-bit addressing not yet supported"); \
48
    }                                                                   \
49
} while (0);
50
 
51
#undef ASM_SPEC
52
#define ASM_SPEC "-u %{maix64:-a64 %{!mcpu*:-mppc64}} %(asm_cpu)"
53
 
54
/* Common ASM definitions used by ASM_SPEC amongst the various targets
55
   for handling -mcpu=xxx switches.  */
56
#undef ASM_CPU_SPEC
57
#define ASM_CPU_SPEC \
58
"%{!mcpu*: %{!maix64: \
59
  %{mpower: %{!mpower2: -mpwr}} \
60
  %{mpower2: -mpwr2} \
61
  %{mpowerpc*: %{!mpowerpc64: -mppc}} \
62
  %{mpowerpc64: -mppc64} \
63
  %{!mpower*: %{!mpowerpc*: %(asm_default)}}}} \
64
%{mcpu=common: -mcom} \
65
%{mcpu=power: -mpwr} \
66
%{mcpu=power2: -mpwr2} \
67
%{mcpu=power3: -m620} \
68
%{mcpu=power4: -m620} \
69
%{mcpu=powerpc: -mppc} \
70
%{mcpu=rios: -mpwr} \
71
%{mcpu=rios1: -mpwr} \
72
%{mcpu=rios2: -mpwr2} \
73
%{mcpu=rsc: -mpwr} \
74
%{mcpu=rsc1: -mpwr} \
75
%{mcpu=rs64a: -mppc} \
76
%{mcpu=601: -m601} \
77
%{mcpu=602: -mppc} \
78
%{mcpu=603: -m603} \
79
%{mcpu=603e: -m603} \
80
%{mcpu=604: -m604} \
81
%{mcpu=604e: -m604} \
82
%{mcpu=620: -m620} \
83
%{mcpu=630: -m620}"
84
 
85
#undef  ASM_DEFAULT_SPEC
86
#define ASM_DEFAULT_SPEC "-mcom"
87
 
88
#undef TARGET_OS_CPP_BUILTINS
89
#define TARGET_OS_CPP_BUILTINS()     \
90
  do                                 \
91
    {                                \
92
      builtin_define ("_AIX43");     \
93
      TARGET_OS_AIX_CPP_BUILTINS (); \
94
    }                                \
95
  while (0)
96
 
97
#undef CPP_SPEC
98
#define CPP_SPEC "%{posix: -D_POSIX_SOURCE}\
99
   %{ansi: -D_ANSI_C_SOURCE}\
100
   %{maix64: -D__64BIT__}\
101
   %{mpe: -I%R/usr/lpp/ppe.poe/include}\
102
   %{pthread: -D_THREAD_SAFE}"
103
 
104
/* The GNU C++ standard library requires that these macros be
105
   defined.  */
106
#undef CPLUSPLUS_CPP_SPEC
107
#define CPLUSPLUS_CPP_SPEC                      \
108
  "-D_ALL_SOURCE                                \
109
   %{maix64: -D__64BIT__}                       \
110
   %{mpe: -I%R/usr/lpp/ppe.poe/include}         \
111
   %{pthread: -D_THREAD_SAFE}"
112
 
113
#undef TARGET_DEFAULT
114
#define TARGET_DEFAULT MASK_NEW_MNEMONICS
115
 
116
#undef PROCESSOR_DEFAULT
117
#define PROCESSOR_DEFAULT PROCESSOR_PPC604e
118
 
119
/* AIX does not support Altivec.  */
120
#undef  TARGET_ALTIVEC
121
#define TARGET_ALTIVEC 0
122
#undef  TARGET_ALTIVEC_ABI
123
#define TARGET_ALTIVEC_ABI 0
124
 
125
/* Define this macro as a C expression for the initializer of an
126
   array of string to tell the driver program which options are
127
   defaults for this target and thus do not need to be handled
128
   specially when using `MULTILIB_OPTIONS'.
129
 
130
   Do not define this macro if `MULTILIB_OPTIONS' is not defined in
131
   the target makefile fragment or if none of the options listed in
132
   `MULTILIB_OPTIONS' are set by default.  *Note Target Fragment::.  */
133
 
134
#undef  MULTILIB_DEFAULTS
135
#define MULTILIB_DEFAULTS { "mcpu=common" }
136
 
137
#undef LIB_SPEC
138
#define LIB_SPEC "%{pg:-L%R/lib/profiled -L%R/usr/lib/profiled}\
139
   %{p:-L%R/lib/profiled -L%R/usr/lib/profiled}\
140
   %{!maix64:%{!shared:%{g*:-lg}}}\
141
   %{mpe:-L%R/usr/lpp/ppe.poe/lib -lmpi -lvtd}\
142
   %{pthread:-L%R/usr/lib/threads -lpthreads -lc_r %R/usr/lib/libc.a}\
143
   %{!pthread:-lc}"
144
 
145
#undef LINK_SPEC
146
#define LINK_SPEC "-bpT:0x10000000 -bpD:0x20000000 %{!r:-btextro} -bnodelcsect\
147
   %{static:-bnso %(link_syscalls) } %{shared:-bM:SRE %{!e:-bnoentry}}\
148
   %{!maix64:%{!shared:%{g*: %(link_libg) }}} %{maix64:-b64}\
149
   %{mpe:-binitfini:poe_remote_main}"
150
 
151
#undef STARTFILE_SPEC
152
#define STARTFILE_SPEC "%{!shared:\
153
   %{maix64:%{pg:gcrt0_64%O%s}%{!pg:%{p:mcrt0_64%O%s}%{!p:crt0_64%O%s}}}\
154
   %{!maix64:\
155
     %{pthread:%{pg:gcrt0_r%O%s}%{!pg:%{p:mcrt0_r%O%s}%{!p:crt0_r%O%s}}}\
156
     %{!pthread:%{pg:gcrt0%O%s}%{!pg:%{p:mcrt0%O%s}%{!p:crt0%O%s}}}}}"
157
 
158
/* AIX 4.3 typedefs ptrdiff_t as "long" while earlier releases used "int".  */
159
 
160
#undef PTRDIFF_TYPE
161
#define PTRDIFF_TYPE "long int"
162
 
163
/* AIX 4 uses PowerPC nop (ori 0,0,0) instruction as call glue for PowerPC
164
   and "cror 31,31,31" for POWER architecture.  */
165
 
166
#undef RS6000_CALL_GLUE
167
#define RS6000_CALL_GLUE "{cror 31,31,31|nop}"
168
 
169
/* AIX 4.2 and above provides initialization and finalization function
170
   support from linker command line.  */
171
#undef HAS_INIT_SECTION
172
#define HAS_INIT_SECTION
173
 
174
#undef LD_INIT_SWITCH
175
#define LD_INIT_SWITCH "-binitfini"
176
 
177
/* The IBM AIX 4.x assembler doesn't support forward references in
178
   .set directives.  We handle this by deferring the output of .set
179
   directives to the end of the compilation unit.  */
180
#define TARGET_DEFERRED_OUTPUT_DEFS(DECL,TARGET) true
181
 
182
/* This target uses the aix64.opt file.  */
183
#define TARGET_USES_AIX64_OPT 1
184
 
185
#define TARGET_AIX_VERSION 43

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.