OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [config/] [rs6000/] [eabi.h] - Blame information for rev 718

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 709 jeremybenn
/* Core target definitions for GNU compiler
2
   for IBM RS/6000 PowerPC targeted to embedded ELF systems.
3
   Copyright (C) 1995, 1996, 2000, 2003, 2004, 2007, 2011
4
   Free Software Foundation, Inc.
5
   Contributed by Cygnus Support.
6
 
7
   This file is part of GCC.
8
 
9
   GCC is free software; you can redistribute it and/or modify it
10
   under the terms of the GNU General Public License as published
11
   by the Free Software Foundation; either version 3, or (at your
12
   option) any later version.
13
 
14
   GCC is distributed in the hope that it will be useful, but WITHOUT
15
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
16
   or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
17
   License for more details.
18
 
19
   You should have received a copy of the GNU General Public License
20
   along with GCC; see the file COPYING3.  If not see
21
   <http://www.gnu.org/licenses/>.  */
22
 
23
/* Add -meabi to target flags.  */
24
#undef TARGET_DEFAULT
25
#define TARGET_DEFAULT (MASK_POWERPC | MASK_NEW_MNEMONICS | MASK_EABI)
26
 
27
/* Invoke an initializer function to set up the GOT.  */
28
#define NAME__MAIN "__eabi"
29
#define INVOKE__main
30
 
31
#undef TARGET_OS_CPP_BUILTINS
32
#define TARGET_OS_CPP_BUILTINS()          \
33
  do                                      \
34
    {                                     \
35
      builtin_define_std ("PPC");         \
36
      builtin_define ("__embedded__");    \
37
      builtin_assert ("system=embedded"); \
38
      builtin_assert ("cpu=powerpc");     \
39
      builtin_assert ("machine=powerpc"); \
40
      TARGET_OS_SYSV_CPP_BUILTINS ();     \
41
    }                                     \
42
  while (0)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.