 
     
    
        
         
     
    
        
        
                        
            
                
                
                
                
            
            
            
                        
                
                
                    URL
                    https://opencores.org/ocsvn/openrisc/openrisc/trunk
                
             
            
            
Details |
Compare with Previous |
View Log
   
      
      | Line No. | Rev | Author | Line | 
   
   
      
         | 1 | 709 | jeremybenn | /* Definitions for PowerPC single-precision floating point unit
 | 
      
         | 2 |  |  |    such as Xilinx PowerPC 405/440 APU.
 | 
      
         | 3 |  |  |  
 | 
      
         | 4 |  |  |    Copyright (C) 2008 Free Software Foundation, Inc.
 | 
      
         | 5 |  |  |    Contributed by Michael Eager (eager@eagercon.com)
 | 
      
         | 6 |  |  |  
 | 
      
         | 7 |  |  |    This file is part of GCC.
 | 
      
         | 8 |  |  |  
 | 
      
         | 9 |  |  |    GCC is free software; you can redistribute it and/or modify it
 | 
      
         | 10 |  |  |    under the terms of the GNU General Public License as published
 | 
      
         | 11 |  |  |    by the Free Software Foundation; either version 3, or (at your
 | 
      
         | 12 |  |  |    option) any later version.
 | 
      
         | 13 |  |  |  
 | 
      
         | 14 |  |  |    GCC is distributed in the hope that it will be useful, but WITHOUT
 | 
      
         | 15 |  |  |    ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
 | 
      
         | 16 |  |  |    or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
 | 
      
         | 17 |  |  |    License for more details.
 | 
      
         | 18 |  |  |  
 | 
      
         | 19 |  |  |    You should have received a copy of the GNU General Public License
 | 
      
         | 20 |  |  |    along with GCC; see the file COPYING3.  If not see
 | 
      
         | 21 |  |  |    <http://www.gnu.org/licenses/>.  */
 | 
      
         | 22 |  |  |  
 | 
      
         | 23 |  |  |  
 | 
      
         | 24 |  |  | /* Undefine definitions from rs6000.h. */
 | 
      
         | 25 |  |  | #undef TARGET_SINGLE_FLOAT
 | 
      
         | 26 |  |  | #undef TARGET_DOUBLE_FLOAT
 | 
      
         | 27 |  |  | #undef TARGET_SINGLE_FPU
 | 
      
         | 28 |  |  | #undef TARGET_SIMPLE_FPU
 | 
      
         | 29 |  |  | #undef UNITS_PER_FP_WORD
 | 
      
         | 30 |  |  |  
 | 
      
         | 31 |  |  | /* FPU operations supported.
 | 
      
         | 32 |  |  |    If TARGET_SINGLE_FPU set, processor supports single fp options. */
 | 
      
         | 33 |  |  | #define TARGET_SINGLE_FLOAT (rs6000_single_float)
 | 
      
         | 34 |  |  | #define TARGET_DOUBLE_FLOAT (rs6000_double_float)
 | 
      
         | 35 |  |  | #define TARGET_SINGLE_FPU   1
 | 
      
         | 36 |  |  | #define TARGET_SIMPLE_FPU   (rs6000_simple_fpu)
 | 
      
         | 37 |  |  |  
 | 
      
         | 38 |  |  | /* FP word width depends on single/double fp support. */
 | 
      
         | 39 |  |  | #define UNITS_PER_FP_WORD ((TARGET_SOFT_FLOAT || TARGET_DOUBLE_FLOAT) ? 8 : 4)
 | 
      
         | 40 |  |  |  
 | 
   
 
 
         
                
        
            
            
        
        
             
    
        © copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.