URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Details |
Compare with Previous |
View Log
| Line No. |
Rev |
Author |
Line |
| 1 |
709 |
jeremybenn |
; Options for the Sunnorth port of the compiler.
|
| 2 |
|
|
|
| 3 |
|
|
; Copyright (C) 2005, 2007, 2010, 2011 Free Software Foundation, Inc.
|
| 4 |
|
|
;
|
| 5 |
|
|
; This file is part of GCC.
|
| 6 |
|
|
;
|
| 7 |
|
|
; GCC is free software; you can redistribute it and/or modify it under
|
| 8 |
|
|
; the terms of the GNU General Public License as published by the Free
|
| 9 |
|
|
; Software Foundation; either version 3, or (at your option) any later
|
| 10 |
|
|
; version.
|
| 11 |
|
|
;
|
| 12 |
|
|
; GCC is distributed in the hope that it will be useful, but WITHOUT ANY
|
| 13 |
|
|
; WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
| 14 |
|
|
; FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
| 15 |
|
|
; for more details.
|
| 16 |
|
|
;
|
| 17 |
|
|
; You should have received a copy of the GNU General Public License
|
| 18 |
|
|
; along with GCC; see the file COPYING3. If not see
|
| 19 |
|
|
; .
|
| 20 |
|
|
|
| 21 |
|
|
meb
|
| 22 |
|
|
Target RejectNegative Report InverseMask(LITTLE_ENDIAN)
|
| 23 |
|
|
Generate big-endian code
|
| 24 |
|
|
|
| 25 |
|
|
mel
|
| 26 |
|
|
Target RejectNegative Report Mask(LITTLE_ENDIAN)
|
| 27 |
|
|
Generate little-endian code
|
| 28 |
|
|
|
| 29 |
|
|
mnhwloop
|
| 30 |
|
|
Target RejectNegative Report Mask(NHWLOOP)
|
| 31 |
|
|
Disable bcnz instruction
|
| 32 |
|
|
|
| 33 |
|
|
muls
|
| 34 |
|
|
Target RejectNegative Report Mask(ULS)
|
| 35 |
|
|
Enable unaligned load/store instruction
|
| 36 |
|
|
|
| 37 |
|
|
mscore7
|
| 38 |
|
|
Target RejectNegative Report Mask(SCORE7)
|
| 39 |
|
|
Support SCORE 7 ISA
|
| 40 |
|
|
|
| 41 |
|
|
mscore7d
|
| 42 |
|
|
Target RejectNegative Report Mask(SCORE7D)
|
| 43 |
|
|
Support SCORE 7D ISA
|
| 44 |
|
|
|
| 45 |
|
|
march=
|
| 46 |
|
|
Target RejectNegative Joined Enum(score_arch)
|
| 47 |
|
|
Specify the name of the target architecture
|
| 48 |
|
|
|
| 49 |
|
|
Enum
|
| 50 |
|
|
Name(score_arch) Type(int)
|
| 51 |
|
|
Known SCORE architectures (for use with the -march= option):
|
| 52 |
|
|
|
| 53 |
|
|
EnumValue
|
| 54 |
|
|
Enum(score_arch) String(score7) Value(MASK_SCORE7)
|
| 55 |
|
|
|
| 56 |
|
|
EnumValue
|
| 57 |
|
|
Enum(score_arch) String(score7d) Value(MASK_SCORE7 | MASK_SCORE7D)
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.