OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [config/] [sparc/] [sparc-opts.h] - Blame information for rev 709

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 709 jeremybenn
/* Definitions for option handling for SPARC.
2
   Copyright (C) 1996, 1999, 2002, 2006, 2007, 2010, 2011
3
   Free Software Foundation, Inc.
4
 
5
This file is part of GCC.
6
 
7
GCC is free software; you can redistribute it and/or modify
8
it under the terms of the GNU General Public License as published by
9
the Free Software Foundation; either version 3, or (at your option)
10
any later version.
11
 
12
GCC is distributed in the hope that it will be useful,
13
but WITHOUT ANY WARRANTY; without even the implied warranty of
14
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
15
GNU General Public License for more details.
16
 
17
You should have received a copy of the GNU General Public License
18
along with GCC; see the file COPYING3.  If not see
19
<http://www.gnu.org/licenses/>.  */
20
 
21
#ifndef SPARC_OPTS_H
22
#define SPARC_OPTS_H
23
 
24
/* Processor type.
25
   These must match the values for the cpu attribute in sparc.md and
26
   the table in sparc_option_override.  */
27
enum processor_type {
28
  PROCESSOR_V7,
29
  PROCESSOR_CYPRESS,
30
  PROCESSOR_V8,
31
  PROCESSOR_SUPERSPARC,
32
  PROCESSOR_HYPERSPARC,
33
  PROCESSOR_LEON,
34
  PROCESSOR_SPARCLITE,
35
  PROCESSOR_F930,
36
  PROCESSOR_F934,
37
  PROCESSOR_SPARCLITE86X,
38
  PROCESSOR_SPARCLET,
39
  PROCESSOR_TSC701,
40
  PROCESSOR_V9,
41
  PROCESSOR_ULTRASPARC,
42
  PROCESSOR_ULTRASPARC3,
43
  PROCESSOR_NIAGARA,
44
  PROCESSOR_NIAGARA2,
45
  PROCESSOR_NIAGARA3,
46
  PROCESSOR_NIAGARA4,
47
  PROCESSOR_NATIVE
48
};
49
 
50
/* Sparc system memory model.  See Appendix D in the Sparc V9 manual
51
   for formal specification, and Appendix J for more discussion.  */
52
enum sparc_memory_model_type {
53
  SMM_DEFAULT,  /* Uninitialized.  */
54
  SMM_RMO,      /* Relaxed Memory Order.  */
55
  SMM_PSO,      /* Partial Store Order.  */
56
  SMM_TSO,      /* Total Store Order.  */
57
  SMM_SC        /* Sequential Consistency.  */
58
};
59
 
60
#endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.