OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [config/] [spu/] [spu-modes.def] - Blame information for rev 764

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 709 jeremybenn
/* Copyright (C) 2006, 2007 Free Software Foundation, Inc.
2
 
3
   This file is free software; you can redistribute it and/or modify it under
4
   the terms of the GNU General Public License as published by the Free
5
   Software Foundation; either version 3 of the License, or (at your option)
6
   any later version.
7
 
8
   This file is distributed in the hope that it will be useful, but WITHOUT
9
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
10
   FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
11
   for more details.
12
 
13
   You should have received a copy of the GNU General Public License
14
   along with GCC; see the file COPYING3.  If not see
15
   .  */
16
 
17
/* Vector modes.  */
18
VECTOR_MODES (INT, 2);        /*                 V2QI */
19
VECTOR_MODES (INT, 4);        /*            V4QI V2HI */
20
VECTOR_MODES (INT, 8);        /*       V8QI V4HI V2SI */
21
VECTOR_MODES (INT, 16);       /* V16QI V8HI V4SI V2DI */
22
 
23
 
24
VECTOR_MODES (FLOAT, 8);      /*            V4HF V2SF */
25
VECTOR_MODES (FLOAT, 16);     /*       V8HF V4SF V2DF */
26
 
27
/* cse_insn needs an INT_MODE larger than WORD_MODE, otherwise some
28
   parts of it will go into an infinite loop. */
29
INT_MODE (OI, 32);

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.