OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [config/] [spu/] [spu.opt] - Blame information for rev 718

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 709 jeremybenn
; Options for the SPU port of the compiler
2
; Copyright (C) 2006, 2007, 2008, 2009, 2010 Free Software Foundation, Inc.
3
 
4
; This file is free software; you can redistribute it and/or modify it under
5
; the terms of the GNU General Public License as published by the Free
6
; Software Foundation; either version 3 of the License, or (at your option)
7
; any later version.
8
 
9
; This file is distributed in the hope that it will be useful, but WITHOUT
10
; ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
11
; FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
12
; for more details.
13
;
14
; You should have received a copy of the GNU General Public License
15
; along with GCC; see the file COPYING3.  If not see
16
; .
17
 
18
mwarn-reloc
19
Target Report Mask(WARN_RELOC)
20
Emit warnings when run-time relocations are generated
21
 
22
merror-reloc
23
Target Report Mask(ERROR_RELOC)
24
Emit errors when run-time relocations are generated
25
 
26
mbranch-cost=
27
Target RejectNegative Joined UInteger Var(spu_branch_cost) Init(20)
28
Specify cost of branches (Default 20)
29
 
30
msafe-dma
31
Target Report RejectNegative Mask(SAFE_DMA)
32
Make sure loads and stores are not moved past DMA instructions
33
 
34
munsafe-dma
35
Target Report RejectNegative InverseMask(SAFE_DMA)
36
volatile must be specified on any memory that is effected by DMA
37
 
38
mdual-nops
39
Target Report Var(spu_dual_nops,10) Init(10)
40
Insert nops when it might improve performance by allowing dual issue (default)
41
 
42
mdual-nops=
43
Target RejectNegative Joined UInteger Var(spu_dual_nops)
44
Insert nops when it might improve performance by allowing dual issue (default)
45
 
46
mstdmain
47
Target Report Mask(STD_MAIN)
48
Use standard main function as entry for startup
49
 
50
mbranch-hints
51
Target Report Mask(BRANCH_HINTS)
52
Generate branch hints for branches
53
 
54
mhint-max-nops=
55
Target RejectNegative Joined UInteger Var(spu_max_nops) Init(2)
56
Maximum number of nops to insert for a hint (Default 2)
57
 
58
mhint-max-distance=
59
Target RejectNegative Joined Var(spu_max_distance_str)
60
Approximate maximum number of instructions to allow between a hint and its branch [125]
61
 
62
msmall-mem
63
Target Report RejectNegative InverseMask(LARGE_MEM)
64
Generate code for 18 bit addressing
65
 
66
mlarge-mem
67
Target Report RejectNegative Mask(LARGE_MEM)
68
Generate code for 32 bit addressing
69
 
70
mfixed-range=
71
Target RejectNegative Joined Var(spu_fixed_range_string)
72
Specify range of registers to make fixed
73
 
74
msafe-hints
75
Target Report Mask(SAFE_HINTS)
76
Insert hbrp instructions after hinted branch targets to avoid the SPU hang issue
77
 
78
march=
79
Target RejectNegative Joined Var(spu_arch_string)
80
Generate code for given CPU
81
 
82
mtune=
83
Target RejectNegative Joined Var(spu_tune_string)
84
Schedule code for given CPU
85
 
86
mea32
87
Target Report RejectNegative Var(spu_ea_model,32) Init(32)
88
Access variables in 32-bit PPU objects (default)
89
 
90
mea64
91
Target Report RejectNegative Var(spu_ea_model,64)
92
Access variables in 64-bit PPU objects
93
 
94
maddress-space-conversion
95
Target Report Mask(ADDRESS_SPACE_CONVERSION)
96
Allow conversions between __ea and generic pointers (default)
97
 
98
mcache-size=
99
Target Report RejectNegative Joined UInteger
100
Size (in KB) of software data cache
101
 
102
matomic-updates
103
Target Report
104
Atomically write back software data cache lines (default)
105
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.