OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [config/] [tilegx/] [tilegx.opt] - Blame information for rev 801

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 709 jeremybenn
; Options for the TILE-Gx port of the compiler.
2
; Copyright (C) 2011, 2012
3
; Free Software Foundation, Inc.
4
; Contributed by Walter Lee (walt@tilera.com)
5
;
6
; This file is part of GCC.
7
;
8
; GCC is free software; you can redistribute it and/or modify it under
9
; the terms of the GNU General Public License as published by the Free
10
; Software Foundation; either version 3, or (at your option) any later
11
; version.
12
;
13
; GCC is distributed in the hope that it will be useful, but WITHOUT ANY
14
; WARRANTY; without even the implied warranty of MERCHANTABILITY or
15
; FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
16
; for more details.
17
;
18
; You should have received a copy of the GNU General Public License
19
; along with GCC; see the file COPYING3.  If not see
20
; .
21
 
22
mcpu=
23
Target RejectNegative Joined Enum(tilegx_cpu) Var(tilegx_cpu) Init(0)
24
-mcpu=CPU       Use features of and schedule code for given CPU
25
 
26
Enum
27
Name(tilegx_cpu) Type(int)
28
Known TILE-Gx CPUs (for use with the -mcpu= option):
29
 
30
EnumValue
31
Enum(tilegx_cpu) String(tilegx) Value(0)
32
 
33
m32
34
Target Report RejectNegative Negative(m64) Mask(32BIT)
35
Compile with 32 bit longs and pointers.
36
 
37
m64
38
Target Report RejectNegative Negative(m32) InverseMask(32BIT, 64BIT)
39
Compile with 64 bit longs and pointers.
40
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.