OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [config/] [tilepro/] [tilepro.opt] - Blame information for rev 750

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 709 jeremybenn
; Options for the TILEPro port of the compiler.
2
; Copyright (C) 2011, 2012
3
; Free Software Foundation, Inc.
4
; Contributed by Walter Lee (walt@tilera.com)
5
;
6
; This file is part of GCC.
7
;
8
; GCC is free software; you can redistribute it and/or modify it under
9
; the terms of the GNU General Public License as published by the Free
10
; Software Foundation; either version 3, or (at your option) any later
11
; version.
12
;
13
; GCC is distributed in the hope that it will be useful, but WITHOUT ANY
14
; WARRANTY; without even the implied warranty of MERCHANTABILITY or
15
; FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
16
; for more details.
17
;
18
; You should have received a copy of the GNU General Public License
19
; along with GCC; see the file COPYING3.  If not see
20
; .
21
 
22
m32
23
Target Report RejectNegative
24
Compile with 32 bit longs and pointers, which is the only supported
25
behavior and thus the flag is ignored.
26
 
27
mcpu=
28
Target RejectNegative Joined Enum(tilepro_cpu) Var(tilepro_cpu) Init(0)
29
-mcpu=CPU       Use features of and schedule code for given CPU
30
 
31
Enum
32
Name(tilepro_cpu) Type(int)
33
Known TILEPro CPUs (for use with the -mcpu= option):
34
 
35
EnumValue
36
Enum(tilepro_cpu) String(tilepro) Value(0)
37
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.