OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [c-c++-common/] [simulate-thread/] [bitfields-2.c] - Blame information for rev 686

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 686 jeremybenn
/* { dg-do link } */
2
/* { dg-options "--param allow-store-data-races=0" } */
3
/* { dg-final { simulate-thread } } */
4
 
5
#include <stdio.h>
6
#include "../../gcc.dg/simulate-thread/simulate-thread.h"
7
 
8
/* Test that we don't store past VAR.K.  */
9
 
10
struct S
11
{
12
  volatile int i;
13
  volatile int j: 32;
14
  volatile int k: 15;
15
  volatile unsigned char c[2];
16
} var;
17
 
18
static int global = 0;
19
 
20
void simulate_thread_other_threads()
21
{
22
  global++;
23
  var.c[0] = global % 256;
24
  var.c[1] = global % 256;
25
}
26
 
27
int simulate_thread_step_verify()
28
{
29
  if (var.c[0] != global % 256
30
      || var.c[1] != global % 256)
31
    {
32
      printf("FAIL: invalid intermediate result for <var.c[]>.\n");
33
      return 1;
34
    }
35
  return 0;
36
}
37
 
38
int simulate_thread_final_verify()
39
{
40
  if (var.k != 13)
41
    {
42
      printf("FAIL: invalid final result\n");
43
      return 1;
44
    }
45
  return 0;
46
}
47
 
48
__attribute__((noinline))
49
void simulate_thread_main()
50
{
51
  var.k = 13;
52
}
53
 
54
int main()
55
{
56
  simulate_thread_main();
57
  simulate_thread_done();
58
  return 0;
59
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.