OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [c-c++-common/] [tm/] [attrib-1.c] - Blame information for rev 749

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 686 jeremybenn
/* { dg-do compile } */
2
/* { dg-options "-fgnu-tm" } */
3
 
4
#define TC      __attribute__((transaction_callable))
5
#define TU      __attribute__((transaction_unsafe))
6
#define TP      __attribute__((transaction_pure))
7
#define TS      __attribute__((transaction_safe))
8
extern void f1(void) TC;
9
extern void f2(void) TU;
10
extern void f3(void) TP;
11
extern void f4(void) TS;
12
 
13
extern void g1(void) TC TS;     /* { dg-error "previously declared" } */
14
 
15
extern int v1 TP;               /* { dg-warning "ignored" } */
16
 
17
typedef void t1(void) TC;
18
typedef void (*t2)(void) TC;
19
typedef int t3 TC;              /* { dg-warning "ignored" } */
20
 
21
typedef void u0(void);
22
typedef u0 u1 TC;
23
typedef u1 u2 TP;               /* { dg-error "previously declared" } */
24
typedef u0 *u3 TS;
25
typedef u3 u4 TU;               /* { dg-error "previously declared" } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.