URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [g++.dg/] [eh/] [check-vect.h] - Blame information for rev 706

Go to most recent revision | Details | Compare with Previous | View Log


/* Check if system supports SIMD.  Copied from gcc.dg/vect/tree-vect.h.  */
#include <signal.h>
 
extern "C" void abort (void);
extern "C" void exit (int);
 
void
sig_ill_handler (int sig)
{
  exit(0);
}
 
void check_vect (void)
{
  signal(SIGILL, sig_ill_handler);
#if defined(__i386__) || defined(__x86_64__)
  /* SSE2 instruction: movsd %xmm0,%xmm0 */
  asm volatile (".byte 0xf2,0x0f,0x10,0xc0");
#elif defined(__sparc__)
  asm volatile (".word\t0x81b007c0");
#endif
  signal (SIGILL, SIG_DFL);
}

Line No.	Rev	Author	Line
1	693	jeremybenn	`/* Check if system supports SIMD. Copied from gcc.dg/vect/tree-vect.h. */`
2			`#include <signal.h>`
3
4			`extern "C" void abort (void);`
5			`extern "C" void exit (int);`
6
7			`void`
8			`sig_ill_handler (int sig)`
9			`{`
10			`exit(0);`
11			`}`
12
13			`void check_vect (void)`
14			`{`
15			`signal(SIGILL, sig_ill_handler);`
16			`#if defined(__i386__) \|\| defined(__x86_64__)`
17			`/* SSE2 instruction: movsd %xmm0,%xmm0 */`
18			`asm volatile (".byte 0xf2,0x0f,0x10,0xc0");`
19			`#elif defined(__sparc__)`
20			`asm volatile (".word\t0x81b007c0");`
21			`#endif`
22			`signal (SIGILL, SIG_DFL);`
23			`}`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [g++.dg/] [eh/] [check-vect.h] - Blame information for rev 706