OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [g++.dg/] [ext/] [altivec-15.C] - Blame information for rev 696

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 693 jeremybenn
/* { dg-do compile { target powerpc*-*-* } } */
2
/* { dg-require-effective-target powerpc_altivec_ok } */
3
/* { dg-options "-maltivec -mno-vsx" } */
4
 
5
/* This test was added for an internal compiler error.  The number and
6
   content of error messages is irrelevant.  */
7
 
8
struct SubData
9
{
10
    inline const Float Clamp(Float f, Float f0, Float f1) // { dg-error "" }
11
    }
12
    inline const void SinCos(Float angle, Float& sine, Float& cosine) // { dg-error "" }
13
    {
14
        C0 = __builtin_vec_splat(_simdCosEstCoefficients, 0);
15
        C1 = __builtin_vec_splat(_simdCosEstCoefficients, 1);
16
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.