OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [g++.dg/] [ext/] [asm5.C] - Blame information for rev 717

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 693 jeremybenn 
void f (int i)
2 
{
3 
 __asm__("" : );
4 
 __asm__("" : "+g" (i));
5 
 
6 
 __asm__("" :: );
7 
 __asm__("" :: "g" (i));
8 
 
9 
 __asm__("" : : );
10 
 __asm__("" : "+g" (i) : );
11 
 __asm__("" : : "g" (i));
12 
 __asm__("" : "+g" (i) :  "g" (i));
13 
 
14 
 __asm__("" ::: );
15 
 __asm__("" ::: "memory");
16 
 
17 
 __asm__("" : :: );
18 
 __asm__("" : "+g" (i) :: );
19 
 __asm__("" : :: "memory");
20 
 __asm__("" : "+g" (i) :: "memory");
21 
 
22 
 __asm__("" :: : );
23 
 __asm__("" :: "g" (i) : );
24 
 __asm__("" :: : "memory");
25 
 __asm__("" :: "g" (i) : "memory");
26 
 
27 
 __asm__("" : : : );
28 
 __asm__("" : "+g" (i) : : );
29 
 __asm__("" : : "g" (i) : );
30 
 __asm__("" : : : "memory");
31 
 __asm__("" : "+g" (i) : "g" (i) : );
32 
 __asm__("" : "+g" (i) : : "memory");
33 
 __asm__("" : : "g" (i) : "memory");
34 
 __asm__("" : "+g" (i) : "g" (i) : "memory");
35 
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.