OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [g++.dg/] [opt/] [conj1.C] - Blame information for rev 693

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 693 jeremybenn
// PR target/5740
2
// This testcase ICEd on SPARC -m64 because emit_group_load tried
3
// to move a DFmode register into DImode register directly.
4
// { dg-do compile }
5
// { dg-options "-O2" }
6
 
7
struct C
8
{
9
  C (double y, double z) { __real__ x = y; __imag__ x = z; }
10
  double r () const { return __real__ x; }
11
  double i () const { return __imag__ x; }
12
  __complex__ double x;
13
};
14
 
15
C conj (const C& z)
16
{
17
  return C (z.r (), -z.i ());
18
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.