URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [g++.dg/] [opt/] [pr24665.C] - Blame information for rev 801

Go to most recent revision | Details | Compare with Previous | View Log


// { dg-do compile }
// { dg-options "-O2" }
 
typedef unsigned long T;
typedef volatile T* const hwreg_t;
struct RegisterLayout
{
    T intmask;
};
struct Controller_t
{
    Controller_t();
    inline void
    disableInterrupt()
    {
        *mpMaskRegister = 0;
    };
    static hwreg_t mpMaskRegister;
};
 
extern char SimulatedRegisters[];
 
hwreg_t Controller_t::mpMaskRegister
  = &(reinterpret_cast(SimulatedRegisters))->intmask;
 
Controller_t::Controller_t()
{
    disableInterrupt();
}

Line No.	Rev	Author	Line
1	693	jeremybenn	`// { dg-do compile }`
2			`// { dg-options "-O2" }`
3
4			`typedef unsigned long T;`
5			`typedef volatile T* const hwreg_t;`
6			`struct RegisterLayout`
7			`{`
8			`T intmask;`
9			`};`
10			`struct Controller_t`
11			`{`
12			`Controller_t();`
13			`inline void`
14			`disableInterrupt()`
15			`{`
16			`*mpMaskRegister = 0;`
17			`};`
18			`static hwreg_t mpMaskRegister;`
19			`};`
20
21			`extern char SimulatedRegisters[];`
22
23			`hwreg_t Controller_t::mpMaskRegister`
24			`= &(reinterpret_cast(SimulatedRegisters))->intmask;`
25
26			`Controller_t::Controller_t()`
27			`{`
28			`disableInterrupt();`
29			`}`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [g++.dg/] [opt/] [pr24665.C] - Blame information for rev 801