OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [g++.dg/] [parse/] [limits-initializer1.C] - Blame information for rev 801

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 693 jeremybenn
// PR middle-end/42803
2
// { dg-do compile }
3
// { dg-options "-O0" }
4
 
5
#define X2 (a + a)
6
#define X4 (X2 + X2)
7
#define X8 (X4 + X4)
8
#define X16 (X8 + X8)
9
#define X32 (X16 + X16)
10
#define X64 (X32 + X32)
11
#define X128 (X64 + X64)
12
#define X256 (X128 + X128)
13
#define X512 (X256 + X256)
14
#define X1024 (X512 + X512)
15
#define X2048 (X1024 + X1024)
16
#define X4096 (X2048 + X2048)
17
#define X8192 (X4096 + X4096)
18
#define X16384 (X8192 + X8192)
19
#define X32768 (X16384 + X16384)
20
#define X65536 (X32768 + X32768)
21
#define X131072 (X65536 + X65536)
22
#define X262144 (X131072 + X131072)
23
 
24
int
25
foo (int a)
26
{
27
  int v = X262144;
28
  return v;
29
}
30
 
31
// Emit an error to just make sure we don't waste too much time
32
// in the middle-end compiling this.
33
int
34
bar (void)
35
{
36
  return x;     // { dg-error "was not declared in this scope" }
37
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.