URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.c-torture/] [compile/] [20060421-1.c] - Blame information for rev 801

Go to most recent revision | Details | Compare with Previous | View Log


/* This test used to ICE on ARM with -mcpu=iwmmxt.  */
void
foo (void)
{
  long long int a;
  unsigned long b[249]; /* >= 249 causes failure */
  register unsigned int c;
  b[c] = (a & (1ULL << c)) ? 1 : 0;
}

Line No.	Rev	Author	Line
1	688	jeremybenn	`/* This test used to ICE on ARM with -mcpu=iwmmxt. */`
2			`void`
3			`foo (void)`
4			`{`
5			`long long int a;`
6			`unsigned long b[249]; /* >= 249 causes failure */`
7			`register unsigned int c;`
8			`b[c] = (a & (1ULL << c)) ? 1 : 0;`
9			`}`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.c-torture/] [compile/] [20060421-1.c] - Blame information for rev 801