OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.c-torture/] [compile/] [20070919-1.c] - Blame information for rev 688

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 688 jeremybenn
typedef short int int16_t;
2
typedef unsigned char uint8_t;
3
typedef struct {
4
        int16_t LARc[8];
5
        int16_t Nc[4];
6
        int16_t bc[4];
7
        int16_t Mc[4];
8
        int16_t xmaxc[4];
9
        int16_t xMc[4][13];
10
} gsm0610_frame_t;
11
int gsm0610_unpack_voip(gsm0610_frame_t * s, const uint8_t c[33])
12
{
13
        int i;
14
        for (i = 0; i < 4; i++) {
15
                s->Nc[i] = (*c >> 1) & 0x7F;
16
                s->bc[i] = (*c++ & 0x1) << 1;
17
                s->bc[i] |= (*c >> 7) & 0x1;
18
                s->Mc[i] = (*c >> 5) & 0x3;
19
                s->xmaxc[i] = (*c++ & 0x1F) << 1;
20
                s->xmaxc[i] |= (*c >> 7) & 0x1;
21
                s->xMc[i][0] = (*c >> 4) & 0x7;
22
                s->xMc[i][1] = (*c >> 1) & 0x7;
23
                s->xMc[i][2] = (*c++ & 0x1) << 2;
24
                s->xMc[i][2] |= (*c >> 6) & 0x3;
25
                s->xMc[i][3] = (*c >> 3) & 0x7;
26
                s->xMc[i][4] = *c++ & 0x7;
27
                s->xMc[i][10] |= (*c >> 6) & 0x3;
28
                s->xMc[i][11] = (*c >> 3) & 0x7;
29
                s->xMc[i][12] = *c++ & 0x7;
30
        }
31
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.