OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.c-torture/] [compile/] [921011-1.c] - Blame information for rev 774

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 688 jeremybenn
void
2
fun (nb)
3
     int nb;
4
{
5
  int th, h, em, nlwm, nlwS, nlw, sy;
6
 
7
  while (nb--)
8
    while (h--)
9
      {
10
        nlw = nlwm;
11
        while (nlw)
12
          {
13
            if (nlwS == 1)
14
              {
15
              }
16
            else
17
              if (nlwS == 1)
18
                {
19
                }
20
            nlwS--; nlw--;
21
          }
22
        if (em)
23
          nlwS--;
24
        if (++sy == th)
25
          sy = 0;
26
      }
27
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.