URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.c-torture/] [compile/] [pr27282.c] - Blame information for rev 801

Go to most recent revision | Details | Compare with Previous | View Log


/* This test used to ICE on PowerPC at -O due to combine GEN_INT bug.  */
typedef struct _ColRowInfo ColRowInfo;
typedef struct { }
GnmSheetRange;
struct _ColRowInfo
{
  float size_pts;
  unsigned margin_a:3;
  unsigned margin_b:3;
  unsigned visible:1;
};
colrow_equal (ColRowInfo const *a, ColRowInfo const *b)
{
  return a->size_pts == b->size_pts && a->margin_a == b->margin_a
    && a->visible == b->visible;
}
 

Line No.	Rev	Author	Line
1	688	jeremybenn	`/* This test used to ICE on PowerPC at -O due to combine GEN_INT bug. */`
2			`typedef struct _ColRowInfo ColRowInfo;`
3			`typedef struct { }`
4			`GnmSheetRange;`
5			`struct _ColRowInfo`
6			`{`
7			`float size_pts;`
8			`unsigned margin_a:3;`
9			`unsigned margin_b:3;`
10			`unsigned visible:1;`
11			`};`
12			`colrow_equal (ColRowInfo const a, ColRowInfo const b)`
13			`{`
14			`return a->size_pts == b->size_pts && a->margin_a == b->margin_a`
15			`&& a->visible == b->visible;`
16			`}`
17

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.c-torture/] [compile/] [pr27282.c] - Blame information for rev 801