OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.c-torture/] [compile/] [pr34856.c] - Blame information for rev 774

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 688 jeremybenn
/* { dg-options "-msse" { target { i?86-*-* x86_64-*-* } } } */
2
#undef __vector
3
#define __vector __attribute__((vector_size(16) ))
4
typedef __vector signed char qword;
5
typedef __vector unsigned int VU32;
6
extern short g[192 +16];
7
void f(qword);
8
void f1 (unsigned ctr)
9
{
10
  VU32 pin;
11
  pin = (VU32){(__SIZE_TYPE__)&g[16]};
12
  do {
13
   f((qword)pin);
14
   ctr--;
15
  }
16
while(ctr);
17
}
18
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.