OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.c-torture/] [compile/] [pr37305.c] - Blame information for rev 688

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 688 jeremybenn
typedef int int32_t;
2
typedef unsigned int uint32_t;
3
static inline int
4
safe_add_s_s (int si1, int si2)
5
{
6
  if ((si1 > 0) && (si2 > 0) && (si1 > (si2)) || (si1 < 0) && (si2 < 0)
7
      && (si1 < ((-__INT_MAX__ - 1) - si2)))
8
    return si1;
9
}
10
 
11
uint32_t g_8;
12
uint32_t
13
func_24 (int32_t p_25)
14
{
15
  uint32_t l_30 = -1L;
16
  if ((safe_mod_u_u (1, 1)) | (safe_add_s_s (g_8, l_30)))
17
    return 1;
18
}
19
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.