OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.dg/] [20050309-1.c] - Blame information for rev 701

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 689 jeremybenn
/* This caused an ICE on s390 due to incorrect secondary
2
   output reloads.  */
3
 
4
/* { dg-do compile } */
5
/* { dg-require-profiling "-fprofile-generate" } */
6
/* { dg-options "-O2 -fprofile-generate" } */
7
 
8
char *
9
test(char *ret, int *counter, void *schema,
10
     const char* name, const char *namespace,
11
     void *node, int topLevel)
12
{
13
  char buf[30];
14
  int val;
15
 
16
  if (counter == 0) return 0;
17
  if (schema == 0) return 0;
18
  if (name == 0) return 0;
19
 
20
  __builtin_memset (ret, 0, 100);
21
  lookup (schema, name, -1);
22
  val = hash (schema, name, namespace, name, ret);
23
  if (val == 0) return ret;
24
 
25
  if (topLevel != 0)
26
    {
27
      error (1, 0, 0, node, "%s", name);
28
      return 0;
29
    }
30
 
31
  __snprintf_chk (buf, 29, 1, 30, "#eCont %d", ++*counter);
32
  val = hash (schema, name, buf, namespace, ret);
33
  if (val == 0) return ret;
34
 
35
  error (1, 0, 0, node, "%s", name);
36
  return 0;
37
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.