OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.dg/] [20050321-1.c] - Blame information for rev 696

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 689 jeremybenn
/* This caused an ICE on powerpc-linux-gnu due to not
2
   up-to-date life info (PR middle-end/20177).  */
3
 
4
/* { dg-do compile } */
5
/* { dg-options "-O2 -fmodulo-sched" } */
6
extern void * malloc (__SIZE_TYPE__);
7
 
8
struct s {
9
    int k;
10
};
11
 
12
int n;
13
struct s *a1, *(*use)[];
14
float (*vector)[];
15
 
16
void
17
foo (float *V)
18
{
19
  int i, used = 0;
20
 
21
  vector = malloc (i * sizeof (float));
22
  while ((*use)[used] != a1)
23
    used += 1;
24
  for (i = 0; i < n; i++)
25
    *V += (*vector)[i];
26
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.