OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.dg/] [20061124-1.c] - Blame information for rev 801

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 689 jeremybenn
/* { dg-do run } */
2
/* { dg-require-effective-target sync_char_short } */
3
/* { dg-options "-mcpu=v9" { target sparc*-*-* } } */
4
 
5
/* This testcase failed on s390 because no compare instruction for
6
   the check of FLAG was emitted.  */
7
 
8
unsigned short int count = 0;
9
int flag = 1;
10
 
11
extern void abort (void);
12
extern void exit (int);
13
 
14
int
15
main ()
16
{
17
  __sync_add_and_fetch (&count, -1);
18
 
19
  if (!flag)
20
    abort ();
21
  exit (0);
22
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.