OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.dg/] [attr-mode-2.c] - Blame information for rev 689

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 689 jeremybenn
/* PR c/18282 */
2
/* { dg-do compile } */
3
/* { dg-options "" } */
4
 
5
typedef int tword __attribute__((mode(word)));
6
 
7
typedef enum { B1 = 1 } B;
8
typedef enum { C1 = 1 } C __attribute__ ((mode(QI)));
9
typedef enum { D1 = 1 } __attribute__ ((mode(word))) D;
10
 
11
B __attribute__ ((mode (QI))) bqi;
12
B __attribute__ ((mode (word))) bword;
13
 
14
int sqi[sizeof (bqi) == 1 ? 1 : -1];
15
int sword[sizeof (bword) == sizeof(tword) ? 1 : -1];
16
int sc[sizeof (C) == 1 ? 1 : -1];
17
int sd[sizeof (D) == sizeof(tword) ? 1 : -1];
18
 
19
int aqi[__alignof (bqi) == 1 ? 1 : -1];
20
int aword[__alignof (bword) == __alignof(tword) ? 1 : -1];
21
int ac[__alignof (C) == 1 ? 1 : -1];
22
int ad[__alignof (D) == __alignof(tword) ? 1 : -1];

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.