OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.dg/] [dll-7a.c] - Blame information for rev 696

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 689 jeremybenn
extern void i1();
2
extern void i3();
3
extern void i4();
4
extern void i5();
5
 
6
extern void e1();
7
extern void e3();
8
extern void e4();
9
extern void e5();
10
 
11
int main () {
12
  i1();
13
  i3();
14
  i4();
15
  i5();
16
 
17
  e1();
18
  e3();
19
  e4();
20
  e5();
21
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.