URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.dg/] [h8300-bit-insn-ice2.c] - Blame information for rev 801

Go to most recent revision | Details | Compare with Previous | View Log


/* { dg-skip-if "" { "h8300*-*-*" } "*" "-msx*" }  */
/* { dg-options "-O2" } */
/* ICE for bit instruction generation using 16-bit const */
 
#define MSTPCRA (*(volatile unsigned char*)0xFFFFC9)
#define MSTPCRA2 (*(volatile unsigned char*)0xFFFDC8)
 
int
main (void)
{
  MSTPCRA = MSTPCRA2 & ~0x01;
  MSTPCRA = MSTPCRA2 ^ ~0xFE;
  MSTPCRA = MSTPCRA2 | ~0xFE;
  return 0;
}

Line No.	Rev	Author	Line
1	689	jeremybenn	`/* { dg-skip-if "" { "h8300--" } "" "-msx" } /`
2			`/* { dg-options "-O2" } */`
3			`/* ICE for bit instruction generation using 16-bit const */`
4
5			`#define MSTPCRA ((volatile unsigned char)0xFFFFC9)`
6			`#define MSTPCRA2 ((volatile unsigned char)0xFFFDC8)`
7
8			`int`
9			`main (void)`
10			`{`
11			`MSTPCRA = MSTPCRA2 & ~0x01;`
12			`MSTPCRA = MSTPCRA2 ^ ~0xFE;`
13			`MSTPCRA = MSTPCRA2 \| ~0xFE;`
14			`return 0;`
15			`}`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.dg/] [h8300-bit-insn-ice2.c] - Blame information for rev 801