OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.dg/] [iftrap-1.c] - Blame information for rev 689

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 689 jeremybenn
/* Verify that we optimize to conditional traps.  */
2
/* { dg-options "-O" } */
3
/* { dg-do compile { target rs6000-*-* powerpc*-*-* sparc*-*-* ia64-*-* } } */
4
/* { dg-final { scan-assembler-not "^\t(trap|ta|break)\[ \t\]" } } */
5
 
6
void f1(int p)
7
{
8
  if (p)
9
    __builtin_trap();
10
}
11
 
12
void f2(int p)
13
{
14
  if (p)
15
    __builtin_trap();
16
  else
17
    bar();
18
}
19
 
20
void f3(int p)
21
{
22
  if (p)
23
    bar();
24
  else
25
    __builtin_trap();
26
}
27
 
28
void f4(int p, int q)
29
{
30
  if (p)
31
    {
32
      bar();
33
      if (q)
34
        bar();
35
    }
36
  else
37
    __builtin_trap();
38
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.