OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.dg/] [lto/] [trans-mem.h] - Blame information for rev 753

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 689 jeremybenn
#include <stdint.h>
2
 
3
/* Dummy declarations for common TM supporting functions.  */
4
 
5
/* These must be in sync with both libitm/libitm.h and the TM builtin
6
   definitions in gcc/gtm-builtins.def.  */
7
 
8
#define noinline __attribute__((noinline,noclone,used))
9
 
10
#ifdef __i386__
11
/* Only for 32-bit x86.  */
12
# define ITM_REGPARM    __attribute__((regparm(2)))
13
#else
14
# define ITM_REGPARM
15
#endif
16
 
17
ITM_REGPARM noinline uint32_t _ITM_beginTransaction(uint32_t a, ...) { asm(""); }
18
ITM_REGPARM noinline void _ITM_commitTransaction (void) { asm(""); }
19
ITM_REGPARM noinline void _ITM_WU4 (void *a, uint32_t b) { asm(""); }
20
ITM_REGPARM noinline void _ITM_WU8 (void *a, uint64_t b) { asm(""); }
21
noinline void _ITM_registerTMCloneTable (void) { asm(""); }
22
noinline void _ITM_deregisterTMCloneTable (void) { asm(""); }

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.