OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.dg/] [pr23200.c] - Blame information for rev 750

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 689 jeremybenn
/* PR inline-asm/23200 */
2
/* { dg-do compile { target nonpic } } */
3
/* { dg-options "-O0" } */
4
 
5
static char var;
6
 
7
void
8
foo (void)
9
{
10
  asm volatile ("" :: "i" (&var + 1));
11
}
12
 
13
typedef int T[];
14
typedef T *P;
15
 
16
int var2;
17
 
18
void
19
bar (void)
20
{
21
  asm volatile ("" :: "i"(&(*(P)&var2)[1]));
22
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.