OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.dg/] [pr28726.c] - Blame information for rev 689

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 689 jeremybenn
/* PR rtl-optimization/28726 */
2
/* Origin: Sigurd Schneider <sg313d@gmail.com> */
3
 
4
/* { dg-do run } */
5
/* { dg-options "-O2 -fsched2-use-superblocks" } */
6
 
7
extern void abort (void);
8
 
9
static double my_loop(void) __attribute__((noinline));
10
 
11
static double my_loop(void)
12
{
13
  double retval = 0.0;
14
  const unsigned char *start = "\005\b\000";
15
  const unsigned char *const end = start + 2;
16
 
17
  while (start < end)
18
    retval += *start++;
19
 
20
  return retval;
21
}
22
 
23
int main(void)
24
{
25
  if (my_loop() != 13.0)
26
    abort ();
27
 
28
  return 0;
29
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.