OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.dg/] [pr28888.c] - Blame information for rev 689

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 689 jeremybenn
/* { dg-do compile } */
2
/* { dg-options "-O2 -ftree-vectorize" } */
3
 
4
static const unsigned char _c30[] =
5
  "statistic of allocated integer registers:";
6
Allocate__WriteStats (void)
7
{
8
  register int i0, i1, i2, i3, i4, i5;
9
l0:i1 = (int) (i5 << 2);
10
  if (i0)
11
  i4 = i5;
12
l1:i2 += i1;
13
  if (i1)
14
  goto l0;
15
l3:i0 = i1 == 255;
16
  i1++;
17
  Out__LongInt ((int) i0, (int) 0);
18
  i0 = i4 >= i1;
19
  if (i0)
20
    goto l3;
21
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.