OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.dg/] [pr32176.c] - Blame information for rev 689

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 689 jeremybenn
/* Contributed by Francois-Xavier Coudert  <fxcoudert@gcc.gnu.org>  */
2
 
3
/* { dg-do compile } */
4
/* { dg-options "-O2 -fprefetch-loop-arrays -w" } */
5
/* { dg-options "-O2 -fprefetch-loop-arrays -march=i686 -msse" { target { { i?86-*-* x86_64-*-* } && ia32 } } } */
6
 
7
void foo (void)
8
{
9
  int i, m;
10
  float xa[21];
11
 
12
  m = 0;
13
  while (1)
14
    {
15
      i = 0;
16
      while (1)
17
        {
18
          if (xa[(long int)i] == xa[(long int)(i+m)])
19
            _gfortran_abort ();
20
          if (i == 10)
21
            break;
22
          i++;
23
        }
24
      if (m == 10)
25
        break;
26
      m++;
27
    }
28
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.