OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.dg/] [pr45352.c] - Blame information for rev 689

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 689 jeremybenn
/* { dg-do compile { target powerpc*-*-* ia64-*-* x86_64-*-* } } */
2
/* { dg-options "-Os -fselective-scheduling2 -fsel-sched-pipelining -fprofile-generate" } */
3
 
4
static inline void
5
bmp_iter_next (int *bi, int *bit_no)
6
{
7
  *bi >>= 1;
8
  *bit_no += 1;
9
}
10
 
11
int bmp_iter_set (int *bi, int *bit_no);
12
void bitmap_initialize_stat (int, ...);
13
void bitmap_clear (void);
14
 
15
void
16
df_md_alloc (int bi, int bb_index, void *bb_info)
17
{
18
  for (; bmp_iter_set (&bi, &bb_index); bmp_iter_next (&bi, &bb_index))
19
 
20
    if (bb_info)
21
      bitmap_clear ();
22
    else
23
      bitmap_initialize_stat (0);
24
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.