OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.dg/] [pr48442.c] - Blame information for rev 750

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 689 jeremybenn
/* { dg-do compile { target powerpc*-*-* ia64-*-* i?86-*-* x86_64-*-* } } */
2
/* { dg-options "-Os -fselective-scheduling2 --param max-sched-extend-regions-iters=100" } */
3
void f (void)
4
{
5
  unsigned *a2;
6
  int vertex2;
7
  int c, x2, dx2, dy2, s2;
8
  long m, b;
9
  do
10
    {
11
      if (dx2)
12
        dx2 = dx2 % dy2;
13
        s2 = (dx2 / dy2);
14
    }
15
  while (vertex2);
16
  for (;;)
17
    {
18
      c = x2;
19
      a2 = 0;
20
      if (c)
21
        {
22
          m = b << (c);
23
          *a2 = (*a2 & ~m);
24
        }
25
      x2 += s2;
26
    }
27
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.