OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.dg/] [pr50310-1.c] - Blame information for rev 689

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 689 jeremybenn
/* PR target/50310 */
2
/* { dg-do run } */
3
/* { dg-options "-O3" } */
4
/* { dg-options "-O3 -mavx -mno-avx2" { target avx_runtime } } */
5
 
6
double s1[4], s2[4];
7
long long e[4];
8
 
9
int
10
main ()
11
{
12
  int i;
13
  asm volatile ("" : : : "memory");
14
  for (i = 0; i < 4; i++)
15
    e[i] = __builtin_isunordered (s1[i], s2[i]) && s1[i] != s2[i] ? -1 : 0;
16
  asm volatile ("" : : : "memory");
17
  return 0;
18
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.