OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.dg/] [prefetch-loop-arrays-1.c] - Blame information for rev 689

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 689 jeremybenn
/* PR tree-optimization/28887 */
2
/* { dg-do compile } */
3
/* { dg-options "-O2 -fprefetch-loop-arrays -w" } */
4
/* { dg-options "-O2 -fprefetch-loop-arrays -march=i686 -msse -w" { target { { i?86-*-* x86_64-*-* } && ia32 } } } */
5
 
6
__extension__ typedef __SIZE_TYPE__ size_t;
7
 
8
struct re_pattern_buffer
9
{
10
  size_t re_nsub;
11
};
12
 
13
typedef enum
14
{
15
  start_memory,
16
} re_opcode_t;
17
 
18
typedef union
19
{
20
  struct
21
  {
22
    unsigned matched_something:1;
23
  } bits;
24
} byte_register_info_type;
25
 
26
void byte_re_match_2_internal (struct re_pattern_buffer *bufp)
27
{
28
  int mcnt;
29
  size_t num_regs = bufp->re_nsub + 1;
30
  byte_register_info_type *reg_info;
31
  for (mcnt = 1; (unsigned) mcnt < num_regs; mcnt++)
32
    {
33
      ((reg_info[mcnt]).bits.matched_something) = 0;
34
    }
35
}
36
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.