OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.dg/] [simd-3.c] - Blame information for rev 689

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 689 jeremybenn
/* { dg-do compile } */
2
/* { dg-options "-maltivec" { target { powerpc*-*-* && powerpc_altivec_ok } } } */
3
 
4
__attribute__ ((vector_size (2))) signed char v1, v2, v3;
5
void
6
one (void)
7
{
8
  v1 = v2 + v3;
9
}
10
 
11
__attribute__ ((vector_size (8))) signed char v4, v5, v6;
12
void
13
two (void)
14
{
15
  v4 = v5 + v6;
16
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.