OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.dg/] [torture/] [pr46216.c] - Blame information for rev 801

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 689 jeremybenn
/* { dg-do compile } */
2
 
3
typedef int Embryo_Cell;
4
int
5
embryo_program_run(Embryo_Cell *cip)
6
{
7
    unsigned char op;
8
    Embryo_Cell offs;
9
    static const void *switchtable[256] = {
10
        &&SWITCHTABLE_EMBRYO_OP_NONE, &&SWITCHTABLE_EMBRYO_OP_LOAD_PRI
11
    };
12
    for (;;)
13
      {
14
        op = *cip++;
15
        while (1) {
16
            goto *switchtable[op];
17
SWITCHTABLE_EMBRYO_OP_LOAD_PRI:
18
            offs = *(Embryo_Cell *)cip++;
19
SWITCHTABLE_EMBRYO_OP_NONE:
20
            break;
21
        };
22
      }
23
    return offs;
24
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.