OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-dev/] [or1k-gcc/] [gcc/] [testsuite/] [gcc.dg/] [uninit-H.c] - Blame information for rev 706

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 689 jeremybenn
/* PR 14204 */
2
/* { dg-do compile } */
3
/* { dg-options "-O -Wall -Werror" } */
4
 
5
#if defined __alpha__
6
# define ASM __asm__("$30")
7
#elif defined __i386__
8
# define ASM __asm__("esp")
9
#elif defined (__powerpc__) || defined (__PPC__) || defined (__ppc__) || defined (_POWER)
10
# define ASM __asm__("r1")
11
#elif defined __s390__
12
# define ASM __asm__("r15")
13
#elif defined __mips
14
# define ASM __asm__("$sp")
15
#elif defined __sparc__
16
# define ASM __asm__("sp")
17
#elif defined __ia64__
18
# define ASM __asm__("r12")
19
#elif defined __hppa__
20
# define ASM __asm__("%r30")
21
#elif defined __xtensa__
22
# define ASM __asm__("sp")
23
#else
24
/* The register name should be target-dependent so for other targets,
25
   we just silence the test.  */
26
# define ASM = 0
27
#endif
28
 
29
void *load_PCB (void)
30
{
31
  register void *sp ASM;
32
  return sp;                    /* { dg-bogus "uninitialized" } */
33
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.